Search | Engineering

Subscribe Submit

Home Journals Focus Achievement Fronts About Us 中文版

Resource Type

Journal Article 5

Year

2020 1

2018 1

2017 1

2001 1

2000 1

Keywords

Block cipher 2

Embedded security 2

Encryption 2

Internet of Things (IoT) 2

Lightweight cryptography 2

chaos sequence 2

Authenticated cipher 1

CAESAR competition 1

Datapath design 1

FPGA 1

Hash function 1

SP network 1

Security evaluation 1

Stream cipher 1

attack with ciphertext only 1

attack with known plaintext 1

block cipher 1

divide-and-conquer attack 1

ergodic theory 1

permutation network 1

open ︾

Search scope:

排序： Display mode:

Analysis of A Block Cipher Based on Chaos

Jin Chenhui

Strategic Study of CAE 2001, Volume 3, Issue 6, Pages 75-80

Abstract:

In this paper, it is pointed out that the block cipher proposed in “Design of Block Cipher substitution; can be broken by attack with known plaintext and attack with ciphertext only, and the key of this cipher

Keywords： chaos sequence block cipher transposition cipher attack with known plaintext attack with ciphertext only

HTML PDF Collect

Survey of design and security evaluation of authenticated encryption algorithms in theCAESARcompetition None

Fan ZHANG, Zi-yuan LIANG, Bo-lin YANG, Xin-jie ZHAO, Shi-ze GUO, Kui REN

Frontiers of Information Technology & Electronic Engineering 2018, Volume 19, Issue 12, Pages 1475-1499 doi: 10.1631/FITEE.1800576

Abstract:

The Competition for Authenticated Encryption: Security, Applicability, and Robustness (CAESAR) supported by the National Institute of Standards and Technology (NIST) is an ongoing project calling for submissions of authenticated encryption (AE) schemes. The competition itself aims at enhancing both the design of AE schemes and related analysis. The design goal is to pursue new AE schemes that are more secure than advanced encryption standard with Galois/counter mode (AES-GCM) and can simultaneously achieve three design aspects: security, applicability, and robustness. The competition has a total of three rounds and the last round is approaching the end in 2018. In this survey paper, we first introduce the requirements of the proposed design and the progress of candidate screening in the CAESAR competition. Second, the candidate AE schemes in the final round are classified according to their design structures and encryption modes. Third, comprehensive performance and security evaluations are conducted on these candidates. Finally, the research trends of design and analysis of AE for the future are discussed.

Keywords： CAESAR competition Authenticated cipher Block cipher Stream cipher Hash function Security evaluation

HTML PDF Collect

Design of Block Cipher Substitution Network on Chaos

Sun Feng,Qin Honglei,Xu Yiaoqun,Hao Yianling

Strategic Study of CAE 2000, Volume 2, Issue 9, Pages 47-49

Abstract:

In this paper, a design of block cipher substitution network is presented by use of the ergodic theoryThe computer simulation result shows that the block cipher substitution network of chaos is highly complex

Keywords： chaos sequence permutation network ergodic theory time complexity

HTML PDF Collect

BORON: an ultra-lightweight and low power encryption design for pervasive computing Article

Gaurav BANSOD,Narayan PISHAROTY,Abhijit PATIL

Frontiers of Information Technology & Electronic Engineering 2017, Volume 18, Issue 3, Pages 317-331 doi: 10.1631/FITEE.1500415

Abstract: We propose an ultra-lightweight, compact, and low power block cipher BORON.The BORON cipher includes shift operators, round permutation layers, and XOR operations.number of active S-boxes in fewer rounds, which thwarts the linear and differential attacks on the cipherBORON consumes less power as compared to the lightweight cipher LED and it has a higher throughput asBORON is a well-suited cipher design for applications where both a small footprint area and low power

Keywords： Lightweight cryptography SP network Block cipher Internet of Things (IoT) Encryption Embedded security

HTML PDF Collect

Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA Personal View

Vijay DAHIPHALE, Gaurav BANSOD, Ankur ZAMBARE, Narayan PISHAROTY

Frontiers of Information Technology & Electronic Engineering 2020, Volume 21, Issue 4, Pages 615-628 doi: 10.1631/FITEE.1800681

Abstract: We present novel architectures for hardware implementation for the ANU cipher and present results associatedThe ANU cipher is implemented at 4-, 8-, 16-, and 32-bit datapath sizes on four different field-programmableWith these different datapath designs, ANU cipher proves to be the obvious choice for implementing security

Keywords： Lightweight cryptography Internet of Things (IoT) Embedded security Encryption FPGA Datapath design